

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/620,862	07/15/2003	H. Peter Anvin	TRAN-P082	9139
7590 09/06/2007 WAGNER, MURABITO & HAO LLP			EXAMINER	
Third Floor			GEIB, BENJAMIN P	
Two North Market Street San Jose, CA 95113			ART UNIT	PAPER NUMBER
,,	,		2181	
			MAIL DATE	DELIVERY MODE
			09/06/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Paper No(s)/Mail Date _

3) Information Disclosure Statement(s) (PTO/SB/08)

5) Notice of Informal Patent Application

6) Other:

Art Unit: 2181

DETAILED ACTION

- 1. Claims 1, 4-10, 13-19, and 22-26 have been examined.
- 2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment received on 5/11/2007.

Claim Rejections - 35 USC § 112

- 3. Applicant, via amendment, has overcome the 35 U.S.C. § 112, first paragraph, rejections set forth in the previous Office Action. Consequently, the examiner has withdrawn these rejections.
- 4. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 5. Claim 1, 4-10, 13-19, and 22-26 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Specifically, the claims recite the limitations "wherein said first set of speculative operations comprises... non-architectural faults" and "wherein said second subset comprises... architectural faults". The examiner has found no support in the specification for such a limitation. The specification describes permitting speculation on particular sets and subsets of operations (e.g. specification; page 9, lines 23-27). However, nothing in the specification describes permitting

Art Unit: 2181

speculation on "non-architectural" and "architectural" faults. The specification states that "speculation is permitted, for example, for the benefit of correctly handling 'architectural faults' (exceptional conditions that do correspond to observable events in the abstract machine mentioned above)" (specification; page 10, line 25 – page 11, line 2). Since speculation is permitted "for the benefit of correctly handling" an "architectural fault" an "architectural fault" is an event and not an operation as claimed. Similarly, it appears that "non-architectural" faults are events and not operations (specification; page 10, lines 1-3) as claimed. Further, faults are events as understood by one or ordinary skill in the art. Since, as indicated by the specification and as understood by one of ordinary skill in the art, faults are events, the specification does not provide support for sets/subsets of operations that comprise "architectural" or "non-architectural" faults. Therefore, the specification does not enable one skilled in the art to make and use the invention wherein sets/subsets of operations comprise "architectural" or "nonarchitectural" faults. For the purposes of examination, the limitations of "architectural fault" and "non-architectural fault" will be interpreted as omitted from the claims.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2181

- 7. Claims 1, 4-10, 13-19, and 22-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dehnert et al., "The Transmeta Code Morphing Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-Life Challenges" (Hereinafter Dehnert), in view of Gupta et al., U.S. Patent No. 5,881,280 (Hereinafter Gupta).
- 8. Referring to claim 1, Dehnert has taught a method comprising:

 operating in a first mode of speculative operation, said first mode permitting

 speculation of a first set of speculative operations [1st and 2nd paragraphs of section 3];

 experiencing an event during said operating [exception; section 3.1];

suspending a non-null first subset of said first set of speculative operations, wherein speculative operations in said first subset are not permitted during said suspending [since execution from speculation boundary is done in-order, speculative operations are not permitted; section 3.1]; and

exiting said first mode and entering a second mode of speculative operation in response to said event [exiting full speculation mode and executing from speculation boundary is in-order; section 3.1] wherein said first set of speculative operations comprises operations that involve memory that is private to a microprocessor [register operations], input/output (I/O) writes [4th paragraph of section 3.4], main memory reads [2nd paragraph of section 3], and non-architectural faults.

Dehnert has not taught that the method provides partial speculative operation in lieu of suspending speculation wherein the second mode permits speculation of a non-

Art Unit: 2181

null second subset of said first set, and wherein said second subset comprises speculative operations not in said first subset and wherein said second subset comprises operations that involve memory that is private to a microprocessor.

Gupta has taught a method that provides partial speculative operation in lieu of suspending speculation wherein executing according to a partial speculation mode that permits speculation on a first subset of operations and does not permit speculation on a second subset of operations and wherein the subset of operations that speculation is permitted upon comprises operations that involve memory that is private to a microprocessor [Gupta; Speculation is permitted on all operations except those that are visible outside of the processor; column 6, line 45 – column 7, line 4].

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to modify the method of Dehnert so that the method provides partial speculative operation in lieu of suspending speculation wherein the second mode permits speculation of a non-null second subset of said first set, wherein said second subset comprises speculative operations not in said first subset and wherein said second subset comprises operations that involve memory that is private to a microprocessor.

The motivation for doing so would have been that performance is increased by executing speculatively [Gupta; column 1, lines 58-59] while errors generated by operations that affect the state of external hardware are prevented [Gupta; column 6, line 65 – column 7, line 4].

Art Unit: 2181

- 9. Referring to claims 4, 13, and 22, taking claim 4 as exemplary, Dehnert and Gupta have taught the method of Claim 1 wherein said second subset comprises speculative operations that are invisible external to a microprocessor [Gupta; column 6, line 45 column 7, line 4].
- 10. Referring to claims 5, 14, and 23, taking claim 5 as exemplary, Dehnert and Gupta have taught the method of Claim 1 wherein said event is selected from the group consisting of a fault, and a direct memory access request [Dehnert; section 3.2].
- 11. Referring to claims 6 and 15, taking claim 6 as exemplary, Dehnert has taught the method of Claim 1 further comprising suspending speculative operation in response to a second event [Dehnert; section 3.1].
- 12. Referring to claims 7, 16, and 24, taking claim 7 as exemplary, Dehnert and Gupta have taught the method of Claim 1 further comprising returning to said first mode after said event is handled [Dehnert; section 3.1].
- 13. Referring to claims 8, 17, and 25, taking claim 8 as exemplary, Dehnert and Gupta have taught the method of Claim 1 further comprising: counting the number of instructions executed in said first mode prior to said event [The number of instructions is counted using the program counter, which is inherently needed to correctly execute the program]; and returning to said first mode upon executing the same number of instructions after entering said second mode [Dehnert; The instructions corresponding to the faulting translation are executed (section 3.1). Therefore, at least the same number of instructions are executed].

Art Unit: 2181

- 14. Referring to claims 9, 18, and 26, taking claim 9 as exemplary, Dehnert and Gupta have taught the method of Claim 1 implemented using a microprocessor [Transmeta Crusoe microprocessor] comprising a combination of translation software [Code Morphing Software (CMS); See Fig. 1] and host hardware [VLIW processor; See 2nd paragraph of section 2], said translation software running directly on said host hardware, said translation software for interpreting and translating a sequence of non-native instructions [x86 instructions] into a sequence of native instructions [VLIW instruction "molecule"] [See section 2].
- 15. Referring to claim 10, Dehnert has taught a method providing partial speculative operation, said method comprising:

executing forward from a speculation boundary [start of a translation] representing a memory state [shadow register state], said executing according to a full speculation mode that permits a set of speculative operations [section 3.1];

experiencing an event [exception] during said executing [section 3.1];

rolling back to said speculation boundary [start of translation] and restoring said memory state [shadow register state] in response to said event [section 3.1];

suspending a non-null first subset of said speculative operations, wherein speculative operations in said first subset are not permitted during said suspending [since execution from speculation boundary is done in-order, speculative operations are not permitted; section 3.1];

Art Unit: 2181

executing forward from said speculation boundary non-speculatively [execution from speculation boundary is done in-order and therefore non-speculatively; section 3.1].

wherein said set of speculative operations comprises operations that involve memory that is private to a microprocessor [register operations], input/output (I/O) writes [4th paragraph of section 3.4], main memory reads [2nd paragraph of section 3], and main memory writes [2nd paragraph of section 3].

Dehnert has not taught that the first subset does not include all of said speculative operations. Dehnert has further not taught that the executing forward from said speculation boundary is according to a partial speculation mode that permits a non-null second subset of said set of speculative operations, wherein said second subset comprises speculative operations not in said first subset and wherein said partial speculation mode is used in lieu of suspending said set of speculative operations in entirety, and wherein said second subset comprises operations that involve memory that is private to a microprocessor.

Gupta has taught executing according to a partial speculation mode that permits speculation on a first subset of operations and does not permit speculation on a second subset of operations, wherein the partial speculation mode is used in lieu of suspending speculative operations in entirety, and wherein the subset of operations that speculation is permitted upon comprises operations that involve memory that is private to a microprocessor [Gupta; Speculation is permitted on all operations except those that are visible outside of the processor; column 6, line 45 – column 7, line 4].

Art Unit: 2181

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to modify the method of Dehnert to include executing forward from the speculation boundary according to the partial speculation mode as taught by Gupta. In doing so, the first subset would not include all of the speculative operations. Further, the executing forward would be done according to a partial speculation mode that permits a non-null second subset of said set of speculative operations, wherein said second subset comprises speculative operations not in said first subset and wherein said partial speculation mode is used in lieu of suspending said set of speculative operations in entirety, and wherein said second subset comprises operations that involve memory that is private to a microprocessor.

The motivation for doing so would have been that performance is increased by executing speculatively [Gupta; column 1, lines 58-59] while errors generated by operations that affect the state of external hardware are prevented [Gupta; column 6, line 65 – column 7, line 4].

16. Referring to claim 19, Dehnert has taught a computer system comprising:

a main memory [memory; section 1]; and

a microprocessor coupled to said main memory [Crusoe microprocessor; section 1];

wherein said computer system implements a first mode of speculative operation [1st and 2nd paragraph of section 3] and a second mode in which speculative operations are suspended in entirety [execution from speculation boundary is done in-order and therefore non-speculatively; section 3.13], wherein said first mode permits speculative

Art Unit: 2181

operations comprising operations that involve memory that is private to a microprocessor [register operations], input/output (I/O) writes [4th paragraph of section 3.4], main memory reads [2nd paragraph of section 3], and main memory writes [2nd paragraph of section 3].

Dehnert has not taught a third mode of partial speculative operation wherein the third mode permits speculative operations comprising operations that involve memory that is private to a microprocessor.

Gupta has taught executing according to a partial speculation mode that permits speculation on a first subset of operations and does not permit speculation on a second subset of operations, wherein the subset of operations that speculation is permitted upon comprises operations that involve memory that is private to a microprocessor [Gupta; Speculation is permitted on all operations except those that are visible outside of the processor; column 6, line 45 – column 7, line 4].

At the time the invention was made, it would have been obvious to one of ordinary skill in the art to modify the method of Dehnert include a third mode of partial speculative operation wherein the third mode permits speculative operations comprising operations that involve memory that is private to a microprocessor.

The motivation for doing so would have been that performance is increased by executing speculatively [Gupta; column 1, lines 58-59] while errors generated by operations that affect the state of external hardware are prevented [Gupta; column 6, line 65 – column 7, line 4].

Art Unit: 2181

Response to Arguments

17. Applicant's arguments with respect to claims 1, 4-10, 13-19, and 22-26 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Benjamin P. Geib whose telephone number is (571) 272-8628. The examiner can normally be reached on Mon-Fri 8:30am-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system; call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Art Unit: 2181

Examiner Art Unit 2181

ALFORD KINDRED
PRIMARY EXAMINER